banner
General Purpose Logic
| Picture | PN | Description | Voltage Range | Nr of pins | Package |
|---|---|---|---|---|---|
-1768977537PoNcDQP55y.jpg)
|
AiP74HC190 | Presettable Synchronous BCD Decade Up/Down Counter | 2.0 - 6.0 | 16 | DIP16/SOP16/TSSOP16 |
-1768977401b4BU3LybKj.jpg)
|
AiP74HCT175▲ | Quad D-type flip-flop with reset; positive-edge trigger | TTL level | 16 | DIP16/SOP16/TSSOP16 |
-1768977331C6OZzmBThT.jpg)
|
AiP74HC175 | Quad D Type Flip-Flop with Reset; Positive-EdgeTrigger | 2.0 - 6.0 | 16 | DIP16/SOP16/TSSOP16 |
-17689772222n7zqS5KzD.jpg)
|
AiP74HCT174▲ | Hex D Type Flip-Flop with Reset; Positive-EdgeTrigger | 4.5 - 5.5 | 16 | DIP16/SOP16/TSSOP16 |
-1768977131qKuJ4tdYyg.jpg)
|
AiP74HC174 | Hex D Type Flip-Flop with Reset; Positive-EdgeTrigger | 2.0 - 6.0 | 16 | DIP16/SOP16/TSSOP16 |
-1768977041k028Fmbm9x.jpg)
|
AiP74HCT173▲ | Quad D-type flip-flop; positive-edge trigger (3-state) | 4.5 - 5.5 | 14 | DIP16/SOP16/TSSOP16 |
-1768976963xrmVGelQAU.jpg)
|
AiP74HC173 | Quad D-type flip-flop; positive-edge trigger (3-state) | 2.0 - 6.0 | 16 | DIP16/SOP16/TSSOP16 |
-1768976821ZTCvVi6WLg.jpg)
|
AiP74HCT165 | 8-bit parallel or serial-in/serial-out shift register; TTL enabled | 4.5 - 5.5 | 16 | DIP16/SOP16/TSSOP16 |
-1768976753wPhKpsEItd.jpg)
|
AiP74HC165 | 8-bit parallel or serial-in/serial-out shift register | 2.0 - 6.0 | 16 | DIP16/SOP16/TSSOP16 |
-1768976510rL2Otn1mKJ.jpg)
|
AiP74HCT163▲ | Presettable synchronous 4-bit binary counter; synchronous reset | 4.5 - 5.5 | 16 | DIP16/SOP16/TSSOP16 |
-1768976448aDXCgBP4v6.jpg)
|
AiP74HC163 | Presettable synchronous 4-bit binary counter; synchronous reset | 2.0 - 6.0 | 16 | DIP16/SOP16/TSSOP16 |
-1768976264cwql0khlwv.jpg)
|
AiP74HCT161 | Presettable synchronous 4-bit binary counter; asynchronous reset; TTL enabled | 4.5 - 5.5 | 16 | DIP16/SOP16/TSSOP16 |
IPv6 network supported
leave a message
Language
