banner
74LV/LVC/LVCC/ALVC
| Picture | PN | Description | Voltage Range | Nr of pins | Package |
|---|---|---|---|---|---|
-1779691582R6GvYtf35w.jpg)
|
AiP74LVC74 | Dual D-type flip-flop with set and reset; positive-edge trigger | 1.2~5.5 | 14 | DIP14/SOP14/TSSOP14 |
-1779691248s5WpQi2bkz.jpg)
|
AiP74LVC32 | Quad 2-Input Or Gate | 1.2~5.5 | 14 | DIP14/SOP14/TSSOP14/VQFN14 |
-1779691104EPwpg6Iih3.jpg)
|
AiP74LV32 | Quad 2-input OR gate | 1.0 - 5.5 | 14 | DIP14/SOP14/TSSOP14 |
-17796909303LV3yvSSAQ.jpg)
|
AiP74LV21 | Dual 4-input AND gate | 1.0 - 5.5 | 14 | DIP14/SOP14/TSSOP14 |
-1779690530SqTnwBjrWP.jpg)
|
AiP74LVC17 | Hex Buffer Schmitt Trigger | 1.2~5.5 | 14 | DIP14/SOP14/TSSOP14 |
-17796898849qLEGqie14.jpg)
|
AiP74LVC14 | Hex Inverting Schmitt Trigger | 1.2~5.5 | 14 | DIP14/SOP14/TSSOP14 |
-1779689603FtroEi4lar.jpg)
|
AiP74LV14 | Dual 4-input AND gate | 1.0 - 5.5 | 14 | DIP14/SOP14/TSSOP14 |
-177968936994yogwfur0.jpg)
|
AiP74LVC08 | Quad 2-Input And Gate | 1.2~5.5 | 14 | DIP14/SOP14/TSSOP14/VQFN14/DHVQFN14 |
-1779689065Oq2857zhBA.jpg)
|
AiP74LV08 | Quad 2-Input And Gate | 1.0 - 5.5 | 14 | DIP14/SOP14/TSSOP14 |
-1779688802kji7syVC34.jpg)
|
AiP74LVC07 | Hex Buffer with Open-Drain Outputs | 1.2~5.5 | 14 | DIP14/SOP14/TSSOP14/VQFN14 |
-1779686861QHQLNtRxrV.jpg)
|
AiP74LVC04 | Hex Inverter | 1.2~5.5 | 14 | DIP14/SOP14/TSSOP14/VQFN14 |
-1779686347xamrWTMhYd.jpg)
|
AiP74LV04 | Hex Inverter | 1.0 - 5.5 | 14 | DIP14/SOP14/TSSOP14 |
IPv6 network supported
leave a message
Language
