banner
CMOS level
| Picture | PN | Description | Voltage Range | Nr of pins | Package |
|---|---|---|---|---|---|
-17689744936VhtSrBYUL.jpg)
|
AiP74HC153 | Dual 4-input multiplexer | 2.0 - 6.0 | 16 | DIP16/SOP16/TSSOP16 |
-176897432775vPNnRrvT.jpg)
|
AiP74HC151 | 8-Input Multiplexer | 2.0 - 6.0 | 16 | DIP16/SOP16/TSSOP16 |
-1768974076sNijlh39YZ.jpg)
|
AiP74HC148 | 8-to-3 line priority encoder | 2.0 - 6.0 | 16 | DIP16/SOP16/TSSOP16 |
-1768973479PA3P2ODOwt.jpg)
|
AiP74HC147 | 10-to-4 line priority encoder | 2.0 - 6.0 | 16 | DIP16/SOP16/TSSOP16 |
-1768973184zN6AcFhiYe.jpg)
|
AiP74HC145 | BCD-to-decimal decoders/drivers | 2.0 - 6.0 | 16 | DIP16/SOP16/TSSOP16 |
-1768972959ikWqjNmLh7.jpg)
|
AiP74HC139 | Dual 2-to-4 line decoder/demultiplexer | 2.0 - 6.0 | 16 | DIP16/SOP16/TSSOP16 |
-1768972649Z60q88aaWs.jpg)
|
AiP74HC132 | Quad 2-input NAND gate Schmitt-trigger | 2.0 - 6.0 | 14 | DIP14/SOP14/TSSOP14 |
-1768972179piNAU13gRy.jpg)
|
AiP74HC126 | Quad Buffer/Line Driver; 3-State | 2.0 - 6.0 | 14 | DIP14/SOP14/TSSOP14 |
-1768971945xaV1WbBKyf.jpg)
|
AiP74HC112 | Dual JK Flip-Flop with Set and Reset;Negative-EdgeTrigger | 2.0 - 6.0 | 16 | DIP16/SOP16/TSSOP16 |
-1768971715q3bQGXLxgD.jpg)
|
AiP74HC107 | Dual JK Flip-Flop with Reset;Negative-EdgeTrigger | 2.0 - 6.0 | 14 | DIP14/SOP14/TSSOP14 |
-17689714702So0fXM4bW.jpg)
|
AiP74HC95 | 4-Bit Shift Register | 2.0 - 6.0 | 14 | DIP14/SOP14/TSSOP14 |
-17689711334ABhUTUpEM.jpg)
|
AiP74HC93 | 4-Bit Binary Ripple Counter | 2.0 - 6.0 | 14 | DIP14/SOP14/TSSOP14 |
IPv6 network supported
leave a message
Language
