banner
CMOS level
| Picture | PN | Description | Voltage Range | Nr of pins | Package |
|---|---|---|---|---|---|
-1776143597Gu2cmXW8c3.jpg)
|
AiP74AHC74 | Dual D Type Flip-Flop with Set and Reset; Positive-Edge Trigger | 2.0 - 5.5 | 14 | DIP14/SOP14/TSSOP14 |
-1776143397dpmgregWhn.jpg)
|
AiP74AHC244 | Octal Buffer/Line Driver; 3-State | 2.0 - 5.5 | 20 | DIP20/SOP20/TSSOP20 |
-1776142593bqSp5mpKtV.jpg)
|
AiP74AHC377 | Octal D Type Flip-Flop with Data Enable; Positive-Edge Trigger | 2.0 - 5.5 | 20 | DIP20/SOP20/TSSOP20 |
-1775530757UYla7ZSRy9.jpg)
|
AiP74HC7266 | Quad 2-input EXCLUSIVE-NOR gate | 2.0 - 6.0 | 14 | DIP14/SOP14/TSSOP14 |
-1775529655JWt5PiWpjE.jpg)
|
16 | 12-stage binary ripple counter | 2.0 - 6.0 | 16 | DIP16/SOP16/TSSOP16 |
-1770684374FYNjVLEjp4.jpg)
|
AiP74HC595 | 8-bit serial-in/parallel-out shift register with output storage register (3-state) | 2.0 - 6.0 | 16 | DIP16/SOP16/TSSOP16 |
-1770008115bRth9F2Z98.jpg)
|
AiP74HC594 | 8-bit serial-in/parallel-out shift register with output storage register | 2.0 - 6.0 | 16 | DIP16/SOP16/TSSOP16 |
-17697565833Qz9pWJp7P.jpg)
|
AiP74HC574 | Octal D-type flip-flop; positive-edge trigger (3-state) | 2.0 - 6.0 | 20 | DIP20/SOP20/TSSOP20 |
-1769756418LjKauSIzzQ.jpg)
|
AiP74HCT573 | Octal D Type Transparent Latch; 3-State | 4.5 - 5.5 | 20 | DIP20/SOP20/TSSOP20 |
-1769756394JIl6iyoRRe.jpg)
|
AiP74HC573 | Octal D Type Transparent Latch; 3-State | 2.0 - 6.0 | 20 | DIP20/SOP20/TSSOP20 |
-1769756259xxXr90d7Km.jpg)
|
AiP74HC563 | Octal D-type transparent latch; inverting (3-state) | 2.0 - 6.0 | 20 | DIP20/SOP20/TSSOP20 |
-17697526006OGygh48Qd.jpg)
|
AiP74HC541 | Octal buffer/line driver (3-state) | 2.0 - 6.0 | 20 | DIP20/SOP20/TSSOP20 |
IPv6 network supported
leave a message
Language
