banner
General Purpose Logic
| Picture | PN | Description | Voltage Range | Nr of pins | Package |
|---|---|---|---|---|---|
-1768380018VZBSD7r9Vm.jpg)
|
AiP74HC90 | Quad 2-input EXCLUSIVE-OR gate; TTL enabled | 2.0 - 6.0 | 14 | DIP14/SOP14/TSSOP14 |
-1768379871PWi67JGf6H.jpg)
|
AiP74HCT86 | Quad 2-Input Exclusive-Or Gate | 4.5 - 5.5 | 14 | DIP14/SOP14/TSSOP14 |
-1768379691VmqHc3GmiW.jpg)
|
AiP74HC86 | Quad 2-Input Exclusive-Or Gate | 2.0 - 6.0 | 14 | DIP14/SOP14/TSSOP14 |
-1768379641pdC4cGuKwT.jpg)
|
AiP74HCT85▲ | 4-bit magnitude comparator | 4.5 - 5.5 | 16 | DIP16/SOP16/TSSOP16 |
-1768379533so7ioSeeeB.jpg)
|
AiP74HC85 | 4-Bit Magnitude Comparator | 2.0 - 6.0 | 16 | DIP16/SOP16/TSSOP16 |
-1768379373PTF6uckear.jpg)
|
AiP74HCT76▲ | Dual JK Flip-Flop with Set and Reset;Negative-EdgeTrigger | 4.5 - 5.5 | 16 | DIP16/SOP16/TSSOP16 |
-1768379305VYNzWTjsPY.jpg)
|
AiP74HC76 | Dual JK Flip-Flop with Set and Reset;Negative-EdgeTrigger | 2.0 - 6.0 | 16 | DIP16/SOP16/TSSOP16 |
-1768379146W9c41dArmY.jpg)
|
AiP74HCT74 | Dual D Type Flip-Flop with Set and Reset; Positive-EdgeTrigger | 4.5 - 5.5 | 14 | DIP14/SOP14/TSSOP14 |
-1768379032JU5ZbXPoTR.jpg)
|
AiP74HC74 | Dual D Type Flip-Flop with Set and Reset; Positive-EdgeTrigger | 2.0 - 6.0 | 14 | DIP14/SOP14/TSSOP14 |
-1768378858JJo9D1yBPN.jpg)
|
AiP74HCT73▲ | Dual JK Flip-Flop with Reset;Negative-EdgeTrigger | 2.0 - 6.0 | 16 | DIP14/SOP14/TSSOP14 |
-17683787878DfGnouvwU.jpg)
|
AiP74HC73 | Dual JK Flip-Flop with Reset;Negative-EdgeTrigger | 2V to 6V | 14 | DIP14/SOP14/TSSOP14 |
-1768378470nMG2lv4tu6.jpg)
|
AiP74HC47 | BCD-to-seven-segment common anode LED decodes/drivers | 2.0 - 6.0 | 16 | DIP16/SOP16/TSSOP16 |
IPv6 network supported
leave a message
Language
